Semiconductor Planar Process and Integrated Circuit

Historical marker location:

844 East Charlston Road, Palo Alto, California

( Marker is on East Charlston Road west of San Antonio Road, on the left when traveling west.)

Marker installed: 2009

IEEE Milestone in Electrical Engineering and Computing. 1959.